



Fsm

Seq_detector_Moore



Manchestors Mealy



Bram Ip Task

The screenshot displays the Quartus Prime IDE interface for the 'Bram_IP_task' project. The 'Flow Summary' window is open, showing the following details:

Flow Status	Successful - Wed Jan 07 12:47:45 2026
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	Bram_IP_task
Top-level Entity Name	Bram_IP_task
Family	Cyclone V
Device	5CEFA2F23C6
Timing Models	Final
Logic utilization (in ALMs)	N/A
Total registers	115
Total pins	21
Total virtual pins	0
Total block memory bits	64

The 'Status' window shows the 'Analysis & Synthesis' task completed at 100% progress.

The 'Messages' window displays the following messages:

Type	ID	Message
Information	22036	Successfully launched NativeLink simulation (quartus_sh -t "d:/downloads/quartus/common/tcl/internal/nativelink/qnativesim.tcl" --rtl_sim)
Information	22036	For messages from NativeLink execution see the NativeLink log file D:/Internship_Sir_faheem/Task1_bram_Ram_ip/Bram_IP_task_nativelink_sim

PLL IP task

Files

pll_traffic_ip.qip

pll_traffic_ip.v

pll_traffic_ip/pll_traffic_ip_0002.v

pll_traffic_ip/pll_traffic_ip_0002.qip

pll_traffic_ip.sip

Pl1_ip_task.v

Tasks

Compilation

Task

83%

Compile Design

Status

Module

Progress

Full Compilation

83%

00:0

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Set

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Messages

Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status

Successful - Wed Jan 07 16:39:46 2026

Quartus Prime Version

18.1.0 Build 625 09/12/2018 SJ Lite Edition

Revision Name

Pl1_ip_task

Top-level Entity Name

Pl1_ip_task

Family

Cyclone V

Device

5CEFA2F23C6

Timing Mod

Device

Final

Logic utilization (in ALMs)

3 / 9,430 (< 1 %)

Total registers

3

Total pins

5 / 224 (2 %)

Total virtual pins

0

Total block memory bits

0 / 1,802,240 (0 %)

Total DSP Blocks

0 / 25 (0 %)

Total HSSI RX PCSs

0

Total HSSI PMA RX Deserializers

0

Total HSSI TX PCSs

0

Total HSSI PMA TX Serializers

0

Find...

Find Next

Messages

System

Processing (143)

Type

ID

Message

Info: Generated ModelSim-Altera script file D:/Internship_Sir_faheem/Task1_traffic_ip/simulation/modelsim/Pl1_ip_task_run_msim_gate_verilog.do